

*Dan Sharrock*  
*European Patent Attorney*  
*Chartered Patent Attorney*

---

European Patent Office  
Directorate General 2  
D-80298 München  
GERMANY

Philips Intellectual Property &  
Standards  
Cross Oak Lane  
Redhill, Surrey RH1 5HA  
UNITED KINGDOM

Tel: +44 (0)1293 815399  
Fax: +44 (0)1293 815060

Ref: PAT/DJS  
Date: 3 April 2002

Dear Sirs

Re: **EUROPEAN PATENT APPLICATION NO: 00985051.2-2205**  
**KONINKLIJKE PHILIPS ELECTRONICS N.V.**  
**PHB34424EP**

We refer to the Communication pursuant to Article 96(2) dated 12 February 2002 and the accompanying examination report. In response thereto we submit new pages to replace pages 2 to 5, 8, 9, and 15 to 19 as currently on file. Pages 18 and 19 are deleted and we ask that page 20 is renumbered as page 18. Copies of the current pages which are amended are also enclosed with the amendments shown in manuscript.

New claim 1 corresponds to old claims 6 and 7. New independent method claim 5 corresponds to a combination of old claims 10 to 12, except that reference to use of vacuum and non-vacuum deposition processes to form the gate insulator layers has been moved to new claim 6, for consistency with new claim 1.

The independent claims have been adapted to two part form on the basis of JP-A-10186408. Reference numerals have been inserted throughout the claims.

The description has been revised to correspond with the new claims. It has also been amended to address paragraphs 7.1 and 7.4 of the report.


The amendments made in this response are without prejudice to the subject matter originally set forth in this Application, and the Applicants reserve all rights to restore and claim any such original matter and/or file a Divisional Application containing such matter, if such action should subsequently become desirable.

We believe this Application is now in order for acceptance. However, should any objection remain, the primary Examiner is invited to telephone the undersigned. However, as a precaution, in the event that the Examining Division is minded to refuse the application notwithstanding the present

response without further recourse to the Applicants, a Hearing or Oral Proceedings is hereby requested.

Please acknowledge receipt of this letter: an appropriate EPO Form 1037 is enclosed.

Yours faithfully

A handwritten signature in black ink, appearing to read 'D. J. Sharrock', written in a cursive style.

Dan Sharrock GA 43  
Authorised Representative

One problem with the use of a two-layer gate insulating structure, with the two layers patterned differently, is that separate vacuum deposition processes are required, giving rise to additional processing steps in the manufacture of the transistor substrate. JP-A-10-186408 discloses a two-layer gate insulating structure comprising a silicon nitride layer and a flowable insulating layer.

The present invention is directed at a liquid crystal display comprising a plurality of pixels each comprising a switching transistor, a storage capacitor of capacitance  $C_{\text{store}}$ , and liquid crystal material of capacitance  $C_{\text{LC}}$ , the transistors comprising insulated-gate staggered structures having substantially coplanar source and drain regions and a gate region, a gate insulator lying between the gate region and the source and drain regions, the capacitor comprising a stacked structure of two electrodes separated by a capacitor dielectric, wherein the gate insulator comprises first and second layers, of which layers only the second extends to the capacitor to define the capacitor dielectric. According to the invention, the thickness of the first layer  $d_1$  and the thickness of the second layer  $d_2$  are selected approximately to satisfy the relation:

$$d_2 = (C_{\text{store}}/C_{\text{LC}}) \cdot (\epsilon_2/\epsilon_1) \cdot d_1$$

in which  $\epsilon_1$  and  $\epsilon_2$  are the permittivity constants of the first and second layers, respectively.

The use of a polymer or spin-on glass layer as the second gate insulator layer avoids the need for two vacuum deposition steps in the production of the gate insulator structure.

One possible problem with the use of a polymer or spin-on glass layer is that the uniformity of the film is less accurately controllable than for inorganic layers deposited using vacuum processes. Therefore, the thickness of the first and second layers are selected in accordance with the invention such that the

charging time constant of each pixel of the liquid crystal display is substantially independent of thickness variations in the polymer or spin-on glass layer.

The use of a polymer gate insulating layer has been described in GB 2311653, the contents of which are incorporated herein as reference material.

5       The present invention is also directed at a method of manufacturing a liquid crystal display, comprising: providing an array of transistors and capacitors over a substrate, the transistors comprising insulated-gate staggered structures having substantially coplanar source and drain regions and a gate region, a gate insulator lying between the gate region and the  
10       source and drain regions, and the capacitors comprising a stacked structure of two electrodes separated by a capacitor dielectric, wherein the gate insulator is deposited as first and second layers, deposited by vacuum deposition process, and the second gate insulator layer is deposited by a non-vacuum process, the first layer being patterned to remove it from areas corresponding to the  
15       capacitors, and the second layer extending to the areas corresponding to the capacitors to define the capacitor dielectric, and providing liquid crystal material over the substrate. According to the invention, the first layer is deposited to a thickness  $d_1$ , the second layer is deposited to a thickness  $d_2$ , the capacitors have capacitance  $C_{\text{store}}$  and each pixel is associated with liquid  
20       crystal material of capacitance  $C_{\text{LC}}$ , and wherein the thicknesses of the first and second layers selected approximately to satisfy the relation:

$$d_2 = (C_{\text{store}}/C_{\text{LC}}) \cdot (\epsilon_2/\epsilon_1) \cdot d_1$$

25       in which  $\epsilon_1$  and  $\epsilon_2$  are the permittivity constants of the first and second layers, respectively.

Preferably, the first gate insulator layer is deposited by vacuum deposition process, and the second gate insulator layer is deposited by a non-vacuum process. The use of a non-vacuum process for one of the gate  
30       insulator layers simplifies the manufacturing process.

A liquid crystal display device and embodiments of the invention will now be described by way of example with reference to the accompanying drawings, in which:

Figure 1 shows in plan view a pixel of a known liquid crystal display device incorporating a transistor-capacitor arrangement using a top gate transistor;

Figure 2 illustrates the components of a liquid crystal display pixel, for explaining the operation of the display device;

Figure 3 shows a cross-section through a liquid crystal display taken along the line X-X in Figure 1, and showing a known arrangement;

Figure 4 shows a transistor substrate using top gate transistors, for use in a liquid crystal display according to the invention;

Figure 5 illustrates the operating characteristics of a thin film transistor; and

Figure 6 shows a transistor substrate using bottom gate transistors, for use in a liquid crystal display according to the invention.

It should be noted that these figures are diagrammatic and not drawn to scale. Relative dimensions and proportions of parts of these figures have been shown exaggerated or reduced in size, for the sake of clarity and convenience in the drawings.

By way of example, Figure 1 shows the whole area of one pixel of a known active matrix display device, to which the invention may be applied. A pixel comprises an electrode pattern 11 and 12 of, for example, ITO formed on an insulating substrate 10. The substrate 10 may comprise a back plate of the display, for example a glass plate or polymer film. Column conductors 11 of the pattern 11, 12 form common source lines of the switching TFTs in the matrix columns. Another part 12a of the pattern 11, 12 forms a

These layers complete the transistor substrate for the liquid crystal display. A layer of liquid crystal material 50 is provided over the transistor substrate, and a further substrate 52 overlies the layer of liquid crystal material. This further substrate 52 may be provided on one face with an arrangement of colour filters 54 and a plate defining the common electrode 34.  
5 A polarising plate 56 is provided on the opposite side of the substrate 52.

The operation and construction of known liquid crystal displays will not be described in any further detail as this will be apparent to those skilled in the art.

10 A top gate thin film transistor is represented in Figure 3, but it is equally possible to utilise bottom gate thin film transistors. The application of the invention to transistor substrates using top gate TFTs will first be described, and then the application of the invention to transistor substrates using bottom gate TFTs will also be described. The gate 44 is shown in Figure 3 as having  
15 a width less than the spacing between the source and drain electrodes 11, 12. Some processing of the semiconductor layer 20 between the channel area 20c and the source and drain electrodes 11, 12 respectively is preferred to reduce the resistance of that part of the semiconductor layer. For example, the source and drain regions of the semiconductor layer may be doped, for example using  
20 plasma doping with the gate conductor 44 masking the underlying intrinsic semiconductor channel area 20c. Alternatively, the source and drain regions of the semiconductor layer 20 may be subjected to ion implantation using the top gate structure as an implantation mask. As a further alternative, the source and drain regions of the semiconductor layer may be treated to form  
25 silicide material, again to reduce the resistance to the source and drain electrodes.

Additional layers to those described may be provided. For example, a planarising film may be provided over the entire structure. Additionally, a further electrode pattern may be defined over this planarising layer which  
30 contacts the drain 12 through a well provided in the second insulator 42. All of these possibilities, and others, will be apparent to those skilled in the art.

Conventionally, the first gate insulator layer 40 comprises a first silicon nitride layer of thickness approximately 80nm, and the second gate insulator layer 42 comprises a second silicon nitride layer of much greater thickness, for example 250nm. Since these two layers are patterned differently, separate vacuum deposition processes, for example plasma chemical vapour deposition, are required to define the two layers.

Figure 4 shows a transistor substrate for use with the liquid crystal display according to the invention, and using top gate TFTs. The comments made in connection with Figure 3 concerning the possible alternatives to the transistor design apply equally to the liquid crystal display of the invention. The same reference numerals have been used in Figure 4 to denote the same components as those shown in Figure 3.

In the structure shown in Figure 4, the first gate insulator layer 400 comprises an inorganic layer, deposited by a vacuum deposition process. For example, this layer may comprise silicon nitride deposited by plasma enhanced chemical vapour deposition (PECVD). The second gate insulator layer 420, however, comprises a polymer or spin-on glass layer which is deposited by a non-vacuum process. This non-vacuum process may comprise spinning, rolling or spraying, and this reduces the cost of that processing step. One potential problem with the use of a polymer or spin-on glass insulator layer is that the thickness control and uniformity is likely to be worse than that of a PECVD layer.

For given geometry and bias conditions of the thin film transistor, the current output of the transistor is proportional to the gate dielectric capacitance, and hence the current output falls if the polymer or glass layer is made thicker. However, the total load capacitance (the storage capacitance 36 and the capacitance of the liquid crystal material 50 associated with the pixel) is also reduced as the polymer layer thickens. The overall charging time of the pixel is therefore fairly insensitive to thickness variations.

It is this property which is exploited in accordance with the invention. Figure 5 shows the voltage-current characteristics of a MOSFET. As shown, the current axis is normalised with respect to a constant K which is derived

$$d_1 = \frac{350}{1 + \frac{C_s}{C_{LC}}} nm$$

For the values above for polyimide and silicon nitride, and assuming equal storage and LC capacitance,  $d_1$  is 175nm and  $d_2$  is 93nm. Assuming the  
5 storage capacitance is 4 times the and LC capacitance,  $d_1$  is 70nm and  $d_2$  is 147nm. Of course, the thicknesses relate to the layer thicknesses in the gate region of the transistor, not elsewhere.

Various modifications to the specific layers used in the manufacture of the liquid crystal display will be apparent to those skilled in the art, which do  
10 not prohibit the use of the invention in those displays.



## CLAIMS

1. A liquid crystal display comprising a plurality of pixels each  
5 comprising a switching transistor (30), a storage capacitor (36) of capacitance  $C_{store}$ , and liquid crystal material of capacitance  $C_{LC}$ , the transistors comprising insulated-gate staggered structures having substantially coplanar source and drain regions (11, 12; 64, 66) and a gate region (44; 62), a gate insulator (400, 420) lying between the gate region and the source and drain regions, and the  
10 capacitors (36) comprising a stacked structure of two electrodes separated by a capacitor dielectric, wherein the gate insulator comprises first and second layers (400, 420), of which layers only the second (420) extends to the capacitor (36) to define the capacitor dielectric,

characterised in that

15 the thickness of the first layer  $d_1$  and the thickness of the second layer  $d_2$  are selected approximately to satisfy the relation:

$$d_2 = (C_{store}/C_{LC}) \cdot (\epsilon_2/\epsilon_1) \cdot d_1$$

20 in which  $\epsilon_1$  and  $\epsilon_2$  are the permittivity constants of the first and second layers (400, 420), respectively.

2. A display as claimed in claim 1, wherein the first layer (400) comprises an inorganic layer, and the second layer (420) comprises a polymer  
25 or spin-on glass layer.

3. A display as claimed in claim 2, wherein the second layer (420) comprises polyimide.

30 4. A display as claimed in any of claims 1 to 3, wherein the transistors (30) comprise top gate transistors.

5. A method of manufacturing a liquid crystal display, comprising: providing an array of transistors (30) and capacitors (36) over a substrate (10), the transistors comprising insulated-gate staggered structures having substantially coplanar source and drain regions (11, 12; 64, 66) and a gate region (44; 62), a gate insulator (400, 420) lying between the gate region and the source and drain regions, and the capacitors comprising a stacked structure of two electrodes separated by a capacitor dielectric, wherein the gate insulator is deposited as first and second layers (400, 420), the first layer (400) being patterned to remove it from areas corresponding to the capacitors (36), and the second layer (420) extending to the areas corresponding to the capacitors to define the capacitor dielectric, and providing liquid crystal material (50) over the substrate (10),

characterised in that

the first layer (400) is deposited to a thickness  $d_1$ , the second layer (420) is deposited to a thickness  $d_2$ , the capacitors (36) have capacitance  $C_{store}$  and each pixel is associated with liquid crystal material (50) of capacitance  $C_{LC}$ , and wherein the thicknesses of the first and second layers (400, 420) are selected approximately to satisfy the relation:

$$d_2 = (C_{store}/C_{LC}) \cdot (\epsilon_2/\epsilon_1) \cdot d_1$$

in which  $\epsilon_1$  and  $\epsilon_2$  are the permittivity constants of the first and second layers (400, 420), respectively.

6. A method as claimed in Claim 5, wherein the first gate insulator layer (400) is deposited by vacuum deposition process, and the second gate insulator layer (420) is deposited by a non-vacuum process.

WO 01/40856

1

PCT/EP00/11410

~~DESCRIPTION~~~~ACTIVE MATRIX SUBSTRATE FOR LIQUID CRYSTAL DISPLAY AND METHOD FOR MAKING THE SAME~~

5           This invention relates to active matrix liquid crystal displays, and particularly to a transistor substrate suitable for use in the manufacture of such a display. The invention particularly concerns transistor substrates for liquid crystal displays which provide a transistor and an associated charge storage capacitor for each pixel of the display. Thin film transistors (TFTs) are  
10       commonly employed in active matrix liquid crystal displays.

          There is much interest in improving arrays of TFTs which are used to form the switching elements for flat panel liquid crystal displays. These TFT devices may be fabricated with portions of an amorphous or polycrystalline  
15       semiconductor film to form the body of the transistor devices. The thin film transistors define insulated gate structures, and it is known for the gate insulator to extend to the storage capacitor to form the dielectric of that capacitor.

          It is also known to provide a two-layer gate insulating structure. This  
20       enables the insulating layer adjacent the semiconductor body of the transistor to be patterned together with the patterning of the semiconductor body of the transistor. The electrical properties of the interface between the semiconductor layer and the adjacent gate insulator layer are improved. For example, in the case of a top-gate TFT, the lower gate insulator layer is  
25       deposited over the silicon layer which is to define the transistor body, before the silicon layer is patterned to form the silicon regions of the individual TFTs.

          It is also known for only one of the gate insulator layers to extend to the charge storage capacitor of the pixel to define the dielectric layer, and this enables the thickness of the gate insulator and the thickness of the capacitor  
30       dielectric layer to be set independently. JP-A-4-219736 discloses a transistor-capacitor arrangement of this type.

One problem with the use of a two-layer gate insulating structure, with the two layers patterned differently, is that separate vacuum deposition processes are required, giving rise to additional processing steps in the manufacture of the transistor substrate. JP-A-10-186408 discloses a two-layer gate insulating structure comprising a silicon nitride layer and a flowable insulating layer.

The present invention is directed at a liquid crystal display comprising a plurality of pixels each comprising a switching transistor, a storage capacitor of capacitance  $C_{\text{store}}$ , and <sup>a pixel capacitor</sup> ~~liquid crystal material~~ of capacitance  $C_{\text{LC}}$ , the transistors comprising insulated-gate staggered structures having substantially coplanar source and drain regions and a gate region, a gate insulator lying between the gate region and the source and drain regions, the <sup>storage</sup> capacitor comprising a stacked structure of two electrodes separated by a capacitor dielectric, wherein the gate insulator comprises first and second layers, of which layers only the second extends to the <sup>storage</sup> capacitor to define the capacitor dielectric. According to the invention, the thickness of the first layer  $d_1$  and the thickness of the second layer  $d_2$  are selected approximately to satisfy the relation:

$$d_2 = (C_{\text{store}}/C_{\text{LC}}) \cdot (\epsilon_2/\epsilon_1) \cdot d_1$$

in which  $\epsilon_1$  and  $\epsilon_2$  are the permittivity constants of the first and second layers, respectively.

The use of a polymer or spin-on glass layer as the second gate insulator layer avoids the need for two vacuum deposition steps in the production of the gate insulator structure.

One possible problem with the use of a polymer or spin-on glass layer is that the uniformity of the film is less accurately controllable than for inorganic layers deposited using vacuum processes. Therefore, the thickness of the first and second layers are selected in accordance with the invention such that the

3rd April 2002

3

00985051.2

charging time constant of each pixel of the liquid crystal display is substantially independent of thickness variations in the polymer or spin-on glass layer.

The use of a polymer gate insulating layer has been described in GB 2311653, the contents of which are incorporated herein as reference material.

5 The present invention is also directed at a method of manufacturing a liquid crystal display, comprising: providing an array of transistors and <sup>storage</sup> capacitors over a substrate, the transistors comprising insulated-gate staggered structures having substantially coplanar source and drain regions and a gate region, a gate insulator lying between the gate region and the <sup>storage</sup> source and drain regions, and the <sup>storage</sup> capacitors comprising a stacked structure of two electrodes separated by a capacitor dielectric, wherein the gate insulator is deposited as first and second layers, deposited by vacuum deposition process, and the second gate insulator layer is deposited by a non-vacuum process, the first layer being patterned to remove it from areas corresponding to the <sup>storage</sup> capacitors, and the second layer extending to the areas corresponding to the <sup>storage</sup> capacitors to define the capacitor dielectric, and providing liquid crystal material over the substrate, <sup>and wherein</sup> ~~According to the invention~~ the first layer is deposited to a thickness  $d_1$ , the second layer is deposited to a thickness  $d_2$ , the capacitors have capacitance  $C_{\text{store}}$  and each pixel <sup>forms a pixel capacitor</sup> ~~is associated with liquid~~ ~~crystal material~~ of capacitance  $C_{\text{LC}}$ , and <sup>wherein</sup> ~~wherein~~ the thicknesses of the first and second layers selected approximately to satisfy the relation:

$$d_2 = (C_{\text{store}}/C_{\text{LC}}) \cdot (\epsilon_2/\epsilon_1) \cdot d_1$$

25 in which  $\epsilon_1$  and  $\epsilon_2$  are the permittivity constants of the first and second layers, respectively.

Preferably, the first gate insulator layer is deposited by vacuum deposition process, and the second gate insulator layer is deposited by a non-vacuum process. The use of a non-vacuum process for one of the gate   
30 insulator layers simplifies the manufacturing process.

A liquid crystal display device and embodiments of the invention will now be described by way of example with reference to the accompanying drawings, in which:

Figure 1 shows in plan view a pixel of a known liquid crystal display device incorporating a transistor-capacitor arrangement using a top gate transistor;

Figure 2 illustrates the components of a liquid crystal display pixel, for explaining the operation of the display device;

Figure 3 shows a cross-section through a liquid crystal display taken along the line X-X in Figure 1, and showing a known arrangement;

Figure 4 shows a transistor substrate using top gate transistors, for use in a liquid crystal display according to the invention;

Figure 5 illustrates the operating characteristics of a thin film transistor; and

Figure 6 shows a transistor substrate using bottom gate transistors, for use in a liquid crystal display according to the invention.

It should be noted that these figures are diagrammatic and not drawn to scale. Relative dimensions and proportions of parts of these figures have been shown exaggerated or reduced in size, for the sake of clarity and convenience in the drawings.

By way of example, Figure 1 shows the whole area of one pixel of a known active matrix display device, to which the invention may be applied. A pixel comprises an electrode pattern 11 and 12 of, for example, ITO formed on an insulating substrate 10. The substrate 10 may comprise a back plate of the display, for example a glass plate or polymer film. Column conductors 11 of the pattern 11, 12 form common source lines of the switching TFTs in the matrix columns. Another part 12a of the pattern 11, 12 forms a

drain electrode of the TFT. In this particular example, the bulk of part 12 of the pattern 11, 12 forms a pixel electrode 12b. This pixel electrode 12b is integral with the drain electrode part 12a and also, in this example, with a part 12c which forms the bottom electrode of a pixel storage-capacitor, the top electrode being defined by a row conductor 25 of a neighbouring pixel.

The row conductors 25 form common gate lines of the TFTs in the rows. The switching TFT of each cell comprises a silicon transistor body 20a. In the example of Figure 1, these bodies 20a are in the form of separate islands of a silicon film pattern. Typically, the silicon film 20 is of, for example, amorphous silicon. However, rather than amorphous silicon, polycrystalline silicon may be preferred for some displays.

Liquid crystal material is provided over the transistor substrate, the components of which are shown in Figure 1. Above the liquid crystal material, an additional substrate is provided defining a ground plane. This will be illustrated in further detail below.

Figure 2 shows the electrical components which make up the pixels shown in Figure 1. The row conductor 25 is connected to the gate of the TFT 30, and the column electrode 11 is coupled to the source electrode, as explained with reference to Figure 1. The liquid crystal material provided over the pixel effectively defines a liquid crystal cell 32 which extends between the drain of the transistor 30 and a common ground plane 34. The pixel storage capacitor 36 is connected between the drain of the transistor 30 and the row conductor 25a associated with the next row of pixels.

During operation of the display device, signals are applied to rows of pixels in turn. In order to address a row of pixels, an appropriate signal is applied to the associated row conductor 25 to turn on the transistors 30 of the row of pixels. This enables a display signal applied to the column conductor 11 to be fed to the liquid crystal cell 32, which results in charging of the liquid crystal cell to the desired voltage. The storage capacitor 36 is also charged and is provided to ensure that the signal on the liquid crystal cell 32 remains constant even after the addressing of that particular row has been completed, and the transistors 30 have been turned off. During addressing of the row of

pixels, the row conductor 25a of the subsequent row of pixels is held at ground potential so that the storage capacitor 36 is charged to a voltage corresponding to that which is to be applied across the liquid crystal cell 32.

When the next row of pixels is addressed, there will be an increase in  
5 the voltage of the row conductor 25a, which will feed through the capacitor 36 by capacitive coupling to the liquid crystal cell 32. However, this increased voltage on the next row conductor 25a only lasts for one row address period, after which that row conductor 25a returns to ground. The liquid crystal material has slower response time and does not respond to these  
10 instantaneous voltage changes.

Figure 3 shows a known structure for a liquid crystal display, shown in cross section through the line X-X in Figure 1, which uses top gate TFTs. The manufacture of the known liquid crystal display shown in Figure 3 will now be described. A source and drain electrode pattern 11, 12 is provided on the  
15 substrate 10. For example, an ITO conductor layer may be deposited on a glass substrate 10, and wet etching may be performed in order to define the source and drain electrode pattern. A silicon film 20 is deposited on the source and drain electrode pattern 11, 12 to provide the transistor body 20a comprising the channel area 20c of the TFT. A first gate insulator layer 40 is  
20 provided over the semiconductor layer 20, and the first gate insulator layer 40 and the semiconductor layer 20 are patterned using the same mask to define the semiconductor island forming the transistor body 20a. The deposition of the first gate insulator layer 40 over the semiconductor layer 20 before patterning of the semiconductor 20 improves the electrical characteristics of  
25 the interface between the insulator layer 40 and the semiconductor layer 20.

A second, upper gate insulating layer 42 is then deposited over the array and a gate conductor 44 is provided over the upper gate insulator 42.

The upper gate insulator layer 42 extends beyond the body of the transistor and defines the dielectric layer for the storage capacitor 36. This storage  
30 capacitor 36 is defined by the next row conductor 25a and a portion 12c of the drain electrode 12.



These layers complete the transistor substrate for the liquid crystal display. A layer of liquid crystal material 50 is provided over the transistor substrate, and a further substrate 52 overlies the layer of liquid crystal material. This further substrate 52 may be provided on one face with an arrangement of colour filters 54 and a plate defining the common electrode 34. A polarising plate 56 is provided on the opposite side of the substrate 52.

The operation and construction of known liquid crystal displays will not be described in any further detail as this will be apparent to those skilled in the art.

A top gate thin film transistor is represented in Figure 3, but it is equally possible to utilise bottom gate thin film transistors. The application of the invention to transistor substrates using top gate TFTs will first be described, and then the application of the invention to transistor substrates using bottom gate TFTs will also be described. The gate 44 is shown in Figure 3 as having a width less than the spacing between the source and drain electrodes 11, 12. Some processing of the semiconductor layer 20 between the channel area 20c and the source and drain electrodes 11, 12 respectively is preferred to reduce the resistance of that part of the semiconductor layer. For example, the source and drain regions of the semiconductor layer may be doped, for example using plasma doping with the gate conductor 44 masking the underlying intrinsic semiconductor channel area 20c. Alternatively, the source and drain regions of the semiconductor layer 20 may be subjected to ion implantation using the top gate structure as an implantation mask. As a further alternative, the source and drain regions of the semiconductor layer may be treated to form silicide material, again to reduce the resistance to the source and drain electrodes.

---

Additional layers to those described may be provided. For example, a planarising film may be provided over the entire structure. Additionally, a further electrode pattern may be defined over this planarising layer which contacts the drain 12 through a well provided in the second insulator 42. All of these possibilities, and others, will be apparent to those skilled in the art.

Conventionally, the first gate insulator layer 40 comprises a first silicon nitride layer of thickness approximately 80nm, and the second gate insulator layer 42 comprises a second silicon nitride layer of much greater thickness, for example 250nm. Since these two layers are patterned differently, separate vacuum deposition processes, for example plasma chemical vapour deposition, are required to define the two layers.

Figure 4 shows a transistor substrate for use with the liquid crystal display according to the invention, and using top gate TFTs. The comments made in connection with Figure 3 concerning the possible alternatives to the transistor design apply equally to the liquid crystal display of the invention. The same reference numerals have been used in Figure 4 to denote the same components as those shown in Figure 3.

In the structure shown in Figure 4, the first gate insulator layer 400 comprises an inorganic layer, deposited by a vacuum deposition process. For example, this layer may comprise silicon nitride deposited by plasma enhanced chemical vapour deposition (PECVD). The second gate insulator layer 420, however, comprises a polymer or spin-on glass layer which is deposited by a non-vacuum process. This non-vacuum process may comprise spinning, rolling or spraying, and this reduces the cost of that processing step. One potential problem with the use of a polymer or spin-on glass insulator layer is that the thickness control and uniformity is likely to be worse than that of a PECVD layer.

For given geometry and bias conditions of the thin film transistor, the current output of the transistor is proportional to the gate dielectric capacitance, and hence the current output falls if the polymer or glass layer is made thicker. However, the total load capacitance (the storage capacitance 36 and the capacitance of the liquid crystal material 50 associated with the pixel) is also reduced as the polymer layer thickens. The overall charging time of the pixel is therefore fairly insensitive to thickness variations.

It is this property which is exploited in accordance with the invention. Figure 5 shows the voltage-current characteristics of a MOSFET. As shown, the current axis is normalised with respect to a constant K which is derived

from the channel width  $W$ , the channel length  $L$ , the gate insulator permittivity  $\epsilon$ , the gate insulator thickness  $d$  and the electron mobility  $\mu_n$  (for an n-type MOSFET). For given transistor dimensions (i.e.  $W$  and  $L$ ), this constant is proportional to the gate dielectric capacitance:

5

$$C = \frac{A\epsilon}{d}$$

Consequently, the effective transistor resistance for any given set of bias conditions and dimensions may be considered to vary inversely proportionally with respect to the gate capacitance  $C$ . For the double layer gate insulator the gate capacitance is given by :

10

$$\begin{aligned} \frac{1}{C_{gate}} &= \frac{1}{C_1} + \frac{1}{C_2} \\ &= \frac{d_1}{A\epsilon_1} + \frac{d_2}{A\epsilon_2} \end{aligned}$$

15

$$C_{gate} = \frac{A\epsilon_1\epsilon_2}{d_1\epsilon_2 + d_2\epsilon_1}$$

in which  $d_1$  and  $d_2$  are the thicknesses of the first and second insulating layers, and  $\epsilon_1$  and  $\epsilon_2$  are their permittivity constants.

20

The transistor resistance is inversely proportional to the gate capacitance, and is thereby given by:

---


$$R_{eff} \propto \frac{d_1\epsilon_2 + d_2\epsilon_1}{A\epsilon_1\epsilon_2}$$

25

For given insulator layers (i.e.  $\epsilon_1$  and  $\epsilon_2$  are constants) but with selectable thickness, the transistor resistance varies in proportion with:

WO 01/40856

11

PCT/EP00/11410

$$R_{TFT} \propto d_1 \varepsilon_2 + d_2 \varepsilon_1$$

To evaluate the time constant for the TFT-capacitor pixel, the combined capacitance of the LC cell 32 and the storage capacitor 36 needs to be considered. The total pixel capacitance is:

$$C_{LC} + C_s = C_{LC} + \frac{A_s \varepsilon_2}{d_2}$$

where  $C_{LC}$  is the capacitance of the liquid crystal material associated with the pixel,  $C_s$  is the storage capacitance, and  $A_s$  is the area of the storage capacitor. Consequently, the charging time constant of the pixel is proportional to:

$$\tau_{RC} \propto C_{LC} d_1 \varepsilon_2 + A_s \varepsilon_1 \varepsilon_2 + C_{LC} d_2 \varepsilon_1 + \frac{\varepsilon_2^2 A_s d_1}{d_2}$$

15

This charging time constant is invariable to the capacitor dielectric thickness  $d_2$  when the following equation is satisfied:

$$\frac{\partial}{\partial d_2} \tau_{RC} = 0$$

20

This yields:

$$d_2 = \frac{A_s \varepsilon_2}{d_2 C_{LC}} \cdot \frac{\varepsilon_2}{\varepsilon_1} \cdot d_1$$

$$d_2 = \frac{C_s}{C_{LC}} \cdot \frac{\varepsilon_2}{\varepsilon_1} \cdot d_1$$

This analysis enables the thickness of the two insulator layers to be selected such that variations in the thickness of the capacitor dielectric do not alter the charge timing constant of the pixel and thereby do not change the display operating characteristics. The kickback behaviour is also invariant to small changes in thickness of the spin on or glass layer.

Figure 6 shows a transistor substrate for use with the liquid crystal display according to the invention, and using bottom gate TFTs. A gate electrode pattern 60 is provided on the substrate 10, and which also defines the lower terminal 37 of the storage capacitor 36. The gate of the transistor again forms part of the respective row conductor, and the lower terminal 37 of the storage capacitor may form part of the row conductor for the next adjacent row of pixels. For example, a conductor layer may be deposited on a glass substrate 10, and wet etching may be performed in order to define the conducting pattern.

The polymer or spin-on gate dielectric layer 420 is then deposited. For the sake of clarity, and consistency with the equations given above, this dielectric layer shall be referred to again as the "second" gate dielectric layer, and has thickness  $d_2$ . This second gate insulator layer 420 again extends beyond the body of the transistor, and defines the dielectric layer for the storage capacitor 36.

The first gate insulator layer 400 is then deposited comprising an inorganic material such as silicon nitride. The amorphous silicon layer 20 forming the body of the transistor is deposited before patterning of the first insulator layer 400, so that these two layers 20, 400 are patterned together using the same mask to define the semiconductor island forming the transistor body 20a. Again, this improves the electrical characteristics of the interface between the insulator layer 400 and the semiconductor layer 20.

It is preferred to have the semiconductor body of the transistor adjacent the inorganic gate dielectric layer, to enable a good quality interface. However, it may also be possible to implement the invention with the spin-on or polymer layer of the gate dielectric structure adjacent the semiconductor layer of the transistor.

An etch stop plug 62 is patterned overlying and aligned with the gate 60, and the source and drain electrodes 64,66 are then deposited. The layer defining the source and drain electrodes also defines the top contact 38 of the storage capacitor 36. In order for the display pixels to function in the same way as the pixel configuration described with reference to Figures 1 to 3, one of the source and drain needs to make contact with a respective column conductor, and the other needs to make contact with a liquid crystal contact pad and with the top contact of the storage capacitor 36. The possible ways of achieving this will be apparent to those skilled in the art. Of course, additional layers to those described may be required for this purpose.

Examples will now be given of the dimensions dictated by this approach for examples of gate insulator layers.

The relationship between the storage capacitor value and the capacitance of the liquid crystal cell is determined by the display design and type. For a transmissive display, the storage capacitor should be as small as possible, as it occupies aperture space of the display. For example, for an amorphous silicon transmissive display,  $C_{\text{store}}/C_{\text{LC}}$  may be as low as 1, whereas the ratio is likely to be nearer 3 for poly-silicon displays. For reflective displays, the storage capacitor can lie under the pixel without causing aperture loss, and ratios as high as 4 may be used.

The ratio of  $\epsilon_{\text{poly}}/\epsilon_{\text{inorg}}$  depends on the dielectric layers chosen. Taking the first dielectric layer to be SiN,  $\epsilon_{\text{inorg}}$  is about 6.4.  $\epsilon_{\text{poly}}$  can take on a wide range of values. For example, Kapton is a commercially available form of polyimide which has a value of  $\epsilon$  of about 3.4. A suitable spin-on polymer is Accuspin T-18, formulated by Allied Signal Advanced Microelectronic Materials (AMM), which has a dielectric constant of around 2.7. A range of values may be obtained using spin-on glass compositions. An example is the Accuglass P-TTY A Series family of phosphosilicate spin-on glasses from AMM. They exhibit dielectric constants of around 4.2.

As a result of these different possibilities, the required ratio of the thickness of the spin-on or glass layer to the inorganic layer will vary significantly as a function of the display and the materials selected. If

polyimide and silicon nitride are selected the ratio will vary between approximately 0.5 and 2 depending on the type of display.

For example, if the liquid crystal capacitance and the charge storage capacitance have approximately equal values, which is approximately correct  
 5 for a transmissive amorphous silicon display, the ratio of the insulator layer thicknesses must be inversely proportional to the ratio of their permittivity constants. Silicon nitride with permittivity of 6.4, and polyimide, of permittivity of 3.4, requires the polyimide insulator layer to have a thickness of approximately half of the thickness of the silicon nitride layer.

10 In this example, the thickness of the polymer layer may be impracticably thin, so a second insulator layer of higher permittivity constant is preferred, which may be achieved using glass insulators.

The combined thickness of the two dielectric layers (rather than the ratio of their individual thicknesses) may be selected to obtain desired transistor  
 15 operating characteristics. For example, for a TFT with a single gate insulator layer of SiN, a typical thickness of 300 to 400nm is used. The double layer gate insulator dielectric may be designed to produce similar gate capacitance.

For given transistor dimensions, the gate capacitance of a silicon nitride gate insulator of 350nm thickness is:

20 
$$C = \frac{A\epsilon_1}{350 \times 10^{-9}}$$

The gate capacitance of the double layer gate insulator is:

$$C = \frac{A\epsilon_1\epsilon_2}{d_1\epsilon_2 + \frac{C_s}{C_{LC}}\epsilon_2d_2}$$

---

 25

Equating these gives:

$$d_1 = \frac{350}{1 + \frac{C_s}{C_{LC}}} \text{ nm}$$

For the values above for polyimide and silicon nitride, and assuming equal storage and LC capacitance,  $d_1$  is 175nm and  $d_2$  is 93nm. Assuming the  
5 storage capacitance is 4 times the and LC capacitance,  $d_1$  is 70nm and  $d_2$  is 147nm. Of course, the thicknesses relate to the layer thicknesses in the gate region of the transistor, not elsewhere.

Various modifications to the specific layers used in the manufacture of the liquid crystal display will be apparent to those skilled in the art, which do  
10 not prohibit the use of the invention in those displays.

---



## CLAIMS

1. A liquid crystal display comprising a plurality of pixels each  
5 comprising a switching transistor (30), a storage capacitor (36) of capacitance  
<sup>a pixel capacitor</sup>  
~~C<sub>store</sub>~~, and ~~liquid crystal material~~ of capacitance C<sub>LC</sub>, the transistors comprising  
insulated-gate staggered structures having substantially coplanar source and  
drain regions (11, 12; 64, 66) and a gate region (44; 62), a gate insulator (400,  
420) lying between the gate region and the source and drain regions, and the  
10 <sup>storage</sup> capacitors (36) comprising a stacked structure of two electrodes separated by  
a capacitor dielectric, wherein the gate insulator comprises first and second  
layers (400, 420), of which layers only the second (420) extends to the  
<sup>storage</sup> capacitor (36) to define the capacitor dielectric,  
characterised in that  
15 the thickness of the first layer d<sub>1</sub> and the thickness of the second layer  
d<sub>2</sub> are selected approximately to satisfy the relation:

$$d_2 = (C_{\text{store}}/C_{\text{LC}}) \cdot (\epsilon_2/\epsilon_1) \cdot d_1$$

- 20 in which  $\epsilon_1$  and  $\epsilon_2$  are the permittivity constants of the first and second layers  
(400, 420), respectively.

2. A display as claimed in claim 1, wherein the first layer (400)  
comprises an inorganic layer, and the second layer (420) comprises a polymer  
25 or spin-on glass layer.

3. A display as claimed in claim 2, wherein the second layer (420)  
comprises polyimide.

- 30 4. A display as claimed in any of claims 1 to 3, wherein the  
transistors (30) comprise top gate transistors.

3rd April 2002

17

00985051.2

5. A method of manufacturing a liquid crystal display, comprising:  
 providing an array of transistors (30) and <sup>storage</sup> capacitors (36) over a substrate (10),  
 the transistors comprising insulated-gate staggered structures having  
 substantially coplanar source and drain regions (11, 12; 64, 66) and a gate  
 region (44; 62), a gate insulator (400, 420) lying between the gate region and  
 the source and drain regions, and the <sup>storage</sup> capacitors comprising a stacked  
 structure of two electrodes separated by a capacitor dielectric, wherein the  
 gate insulator is deposited as first and second layers (400, 420), the first layer  
 (400) being patterned to remove it from areas corresponding to the <sup>storage</sup> capacitors  
 (36), and the second layer (420) extending to the areas corresponding to the  
<sup>storage</sup> capacitors to define the capacitor dielectric, and providing liquid crystal  
 material (50) over the substrate (10), ~~and~~ wherein  
 < characterised in that >

the first layer (400) is deposited to a thickness  $d_1$ , the second layer  
 (420) is deposited to a thickness  $d_2$ , the <sup>storage</sup> capacitors (36) have capacitance  
 $C_{store}$  and each pixel <sup>forms a pixel capacitor</sup> is ~~associated with liquid crystal material (50)~~ of  
 capacitance  $C_{LC}$ , ~~and wherein~~ the thicknesses of the first and second layers  
 (400, 420) are selected approximately to satisfy the relation:

$$d_2 = (C_{store}/C_{LC}) \cdot (\epsilon_2/\epsilon_1) \cdot d_1$$

in which  $\epsilon_1$  and  $\epsilon_2$  are the permittivity constants of the first and second layers  
 (400, 420), respectively.

6. A method as claimed in Claim 5, wherein the first gate insulator  
 layer (400) is deposited by vacuum deposition process, and the second gate  
 insulator layer (420) is deposited by a non-vacuum process.

WO 01/40856

PCT/EP00/11410

1/3




FIG. 1




FIG. 2

2/3




FIG. 3




FIG. 4

WO 01/40856

PCT/EP00/11410

3/3




FIG. 5




FIG. 6